


TR-707/727 SERVICE NOTES


First Edition

SPECIFICATIONS


- Memory Capacity : 64 Rhythm Patterns (16 x 4 Group)
- Track : 4 (1 to 4; continuous Maximum measures=998)
- Step : 1 to 16 steps/measure
- Tempo : ♩ = 38 to 250

- Rear Panel : Master Out (L,R/MONO) [8Vp-p, 1K Ω]
- Trigger Out : +5V, 20ms Pulse TR-707 Rim Shot
TR-727 Hi Agogo
- Sync In/Out (5P DIN): (1: Run/Stop, 2: GND, 3: Clock, 4: NC, 5: Continue)
- Power Consumption : 2.4 W
- Dimensions : 380 (W) x 73 (H) x 250 (D) mm
14-15/16" (W) x 2-7/8" (H) x 9-13/16" (D) in
- Weight : 1.5 kg/13 lb. 5 oz.
- Accessories : 12V AC Adaptor
Connection Cord PJ-1
- Options : Memory Cartridge M-64C
Pedal Switch DP-2





	TR-707	TR-727
A	Voicing Board (7313604000) (pcb 2291098102)	Voicing Board (7313804000) (pcb 2292018900)
B	Volume Board (7313605000) (pcb 2291098002)	Volume Board (7313805000) (pcb 2292019000)
C	Switch Board (7313606000) (pcb 2291097903)	
D	LCD Board (7313607000) (pcb 2291098203)	



**PARTS LIST
EXCLUSIVE PARTS**

TR-707

CASING
2201064700 Top Panel

PCB
7313604000 Voicing Board (pcb 2291098102)
7313605000 Volume Board (pcb 2291098002)

LCD
15029418 LCD LP-191A-G

IC
Program ROM
15179720 HN4827128C-25 NMOS EPROM
(Ver.0 SN460100-504399)
(Ver.1 SNS04400-519599)
or
15179660 HN613128PE95 CMOS MASK ROM
(Ver.1 SNS19600-533099)
or
15179692 HN613128PC24 CMOS MASK ROM
(Ver.2 SNS53100-up)

UPWARD COMPATIBILITY
Ver.0
In Pattern PLAY mode -- Selecting a pattern from different scale while repeating STOP and START or CONTINUE sometimes leads to Power-ON initialization.
ROMs of Ver. 1 always run the new pattern at the beginning of a measure.
Ver. 1
Ver. 1, the unit is used as a Master -- Repetitions of STOP and CONTINUE more than 30 times would cause generation of a redundant MIDI-clock SFS.
When the unit is used as a Slave -- Will miss a MIDI IN clock when STOP signal follows the Clock within 1ms.
MASK ROM of Ver.2 cures this problem.
For a replacement Ver.2 or up is recommendable.
上記コンソールの増設品としてはバージョン番号の大きいPROMの採用が望ましい。

Sound ROM
15179661 HN61256PC-71 CMOS MASK ROM
BD1/2, SD1/2, LT, HT
15179662 HN61256PC-72 CMOS MASK ROM
HT, Open/Closed H.H, Ris, Cow
HCP, Tambourine
15179663 HN61256PC-73 CMOS MASK ROM
Crash Cymbal
15179664 HN61256PC-74 CMOS MASK ROM
Ride Cymbal

TR-727


CASING
2201066400 Top Panel

PCB
7313804000 Voicing Board (pcb 2292018900)
7313805000 Volume Board (pcb 2292019000)

LCD
15029422 LCD LP-191B-G

IC
Program ROM
15179719 HN4827128C-25 NMOS EPROM
Sound ROM
15179694 HN61256PC-79 CMOS MASK ROM
HI/LOW BONGO, HI CONGA
15179694 HN61256PC-79 CMOS MASK ROM
LOW CONGA, HI TIMBALE


Pin configuration
(Top View)




TERMINAL ASSIGNMENTS

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	VM	28	SE24	55	SE22
2	BLUP	29	SE25	56	SE23
3	C	30	SE26	57	SE24
4	R	31	SE27	58	SE25
5	B	32	SE28	59	SE26
6	DB	33	SE29	60	SE27
7	BT	34	SE30	61	SE28
8	MS	35	SE31	62	SE29
9	MS	36	SE32	63	SE30
10	RA	37	SE33	64	SE31
11	RA	38	SE34	65	SE32
12	DI	39	SE35	66	SE33
13	DI	40	SE36	67	SE34
14	DI	41	SE37	68	SE35
15	DI	42	SE38	69	SE36
16	Ver1	43	SE39	70	SE37
17	Ver1	44	SE40	71	SE38
18	Ver2	45	SE41	72	SE39
19	Ver2	46	SE42	73	SE40
20	Ver2	47	SE43	74	SE41
21	Ver2	48	SE44	75	SE42
22	Ver2	49	SE45	76	SE43
23	COM	50	SE46	77	SE44
24	COM	51	SE47	78	SE45
25	COM	52	SE48	79	SE46
26	COM	53	SE49	80	SE47
27	SE49	54	SE50		

**LCD Driver
HD61602**



Block Diagram



15179695 HN61256PC-80 **CHMS** mask ROM
 14V TIRBALE, AGOCO, CARASA
 15179696 HN61256PC-81 **CHMS** mask ROM
 MARMAS, WILSTLE
 15179697 HN61256PC-82 **CHMS** mask ROM
 QUILADK
 STAL CRHE

COMMON PARTS

CASING
 2201064600 Bottom Case
 2202069100 Battery Cover
 2202069200 Display Window
 2202069300 LCD Escutcheon
 2202569400 Cartridge Lid

KNOB, BUTTON, KEY TOP
 2247039000 Knob **gray**
 2247036700 Key Top (large) **gray**
 2247036800 Key Top (small) **gray**
 2247037100 Knob **white**

2247037000 Knob **orange**
 12479225 TK-305 **black**
VOLUME
 CRASH
 POWER

PCB ASSY
 7313060800 Switch Board (pcb 2291097903)
 7313607000 LCD Board (pcb 2291098203)
 7313608000 Cartridge Board (pcb 2291098300)

COIL, TRANSFORMER
 2242025000 S097744 Transformer
 12449229 FK08160RH15 Coil
 line filter

SOCKET
 13429679 HIDI 3-MS-533
 13449713 HEC04-70-01-610 AC adapter
 13449415 HSJ0807-01-010 mini
 13449248 HLJ0521-01-010 stereo
 13449133 HLJ0521-01-110 monoral
 13449137 HLJ2136-01-100 dual
 2342516500 PRRS-28U-101-5 cartridge

SWITCH
 12479719 Rubber switch (Pad) A 14 contact upper row
 12479720 Rubber switch (Pad) B 18 contact lower row
 13129135 SW-1P POWER

POTENTIOMETER
 13139242 S7018 50K8 slide 15mm travel
 13138451 S7018 50K8 dual slide 15mm travel
 13218973 EHM-1M4E70C16 50K8 TEMPO
 13299136 RUF8P01-503 50K8 Trimmer
 13299141 RUF8P01-204 2000R Trimmer

XTAL, CERAMIC RESONATOR
 12389736 HC-187U 4.0MHz Xtal
 12389735 CSA 1.6MHz 1.6MHz ceramic resonator

IC
 15229825 RB63H114PF Gate array
 15179200 RB6303XF CPU
 15179340 RH6116LP-4 CHMS S RAM
 15219148 RB6180Z LCD driver
 15159503 TC40000P LCD driver
 15159504 quad 2-input NAND gate
 TC40002P quad 2-input NOR gate

MISCELLANEOUS
 2217515300 Spring RAM cartridge
 2214531300 Shaft RAM cartridge
 2343014600 Plate battery
 12469117 Heat Sink HT-25-9S (switch pcb)
 2219049900 LED Holder D55Y5V1H334Z21 (LCD pcb)
 13329117 Ceramic Capacitor 0.33uF (Voicing pcb-volume pcb)
 12559708 Fusing Resistor FRMB 1/4WZ 7R (LCD pcb)
 2225022801 Shield Cover top panel
 2225022400 Shield (Voicing pcb-volume pcb)

COMMERCIALLY AVAILABLE ACCESSORIES
 12569105 12V cell 500-35 1.5V
 12469518 12V AC adapter (10W)
 12469519 12V AC adapter (12W)
 12469540 12V AC adapter (220W)
 12469541 12V AC adapter (240VA)
 2343067500 Connection Cable LP-25
 Australian

15159505 TC400004P H CHOS
 hex inverter
 15159517 TC400101P H CHOS
 triple 3-input NAND gate
 15159506 TC400108P H CHOS
 3-channel line decoder/demultiplexer
 15159535 TC400101F H CHOS
 1-channel data selector/multiplexer
 15159511 TC400114P H CHOS
 hex D-type flip flop
 15159524 TC400925P H CHOS
 octal bidirectional bus buffer
 15159507 TC400423P H CHOS
 octal D-type flip flop
 15159530 TC400102P H CHOS
 hex bus buffer
 15159104 TC40118P CHOS
 quad 2-input NAND gate
 15159105 TC40138P CHOS
 dual J-type flip flop
 15159141 HD140408P CHOS
 12-stage binary counter
 15159113 HD140518P CHOS
 single 8-channel multiplexer/demultiplexer
 15159301 TC45208P CHOS
 dual binary up counter
 15159303 HD45848P CHOS
 hex schmitt trigger
 15189136 M5218L CHOS
 Op amp
 15189154 TL064 CHOS
 FET Op amp
 15199108F UA78H05UC voltage regulator +5V
 15229712 PC900 photo coupler
 15149118 M54517P transistor array


TRANSISTOR
 15129612 2SD1469-R NPN
 15129137 2SC2603-F NPN
 15129412 2SC1384-Q NPN
 15119125 2SA1115-F PNP
 15139101 2SK30A3H-Y FET

DIODE
 13019126 1S8137-77 diode
 130192970 S-3500G rectifier
 13019697 RD-7281-T 12V zener
 13029136 GL-98F2 LED red/gln
 13029150 GL-98F1Z LED red

RESISTOR ARRAY
 13919133 RK471M503 D/A converter
 13919103 RC508X10J 10K x 8
 13919113 RC508X10J 10K x 4
 13910107 RS08X332J 3.3K x 8

CONNECTOR
 13439254 5089-11A 11P (Switch pcb)
 13439253 5089-13A 13P (Switch pcb)
 13439252 5494-9C 9P (Voicing pcb)
 13439253 5494-10C 10P (Voicing pcb)
 13439254 5597-28AP 28P (Voicing pcb) cartridge
 2343025100 rubber connector LCD

WIRING ASSY
 2341048000 13P (LCD pcb)
 2341047900 11P (Voicing pcb)
 2347015200 9P flat cable (Volume pcb)
 2347015300 10P flat cable (Volume pcb)



CIRCUIT DESCRIPTIONS

TR-707 and TR-727 are designed based on the same circuit configuration, having more in common with each other. The differences between two models are sound data, component values in several audio stages and a couple of pin connections at IC30 of Voice board.

Both models derive all rhythm sounds from PCM-encoded samples of real sounds stored in ROM. Each waveform is stored either independently (e.g. CYMBAL) or together with another waveform as shown in Tables 1 and 2. Accordingly, sound reproducing circuits are classified into two: multiplex and single. The following description focuses on PCM sound reproduction system, taking TR-707 circuits as a representative.

回路解説

TR-707/727はROMにメモリされているPCM波形(サウンドデータ)を直接として利用しています。楽器の種類が異なる一部に波形や定数の違いがあるものの、全体の回路構成はほぼ共通です。以下TR-707を例にとりて説明します。


表1及び2から判る様に、IC34、IC35には複数音源のデータが、IC19、IC22には単一音源がメモリされています。従って、これら音源データの読み出しから再生までの過程もシングル方式とマルチの二種類があります。

MULTIPLE SOUND PROCESSING

MULTIPLE ADDRESS COUNTERS

IC30 RD63H14 on Voicing Board is a custom-LSI (call Gate Array) designed for use in PCM-sound multi-rhythm systems. The LSI assumes the key role in the TR-707 sound system. It incorporates a master clock generator, timing generator and 8 13-bit address counters. The timing generator, not only supplies clocks to these counters for generating address bits, but also feeds peripheral circuits with various timing clocks to sync the entire system operation. Of these timing clocks, A, B and C together make a channel-select code for signaling the ROMs (ICs 34, 35), MUX IC40 and DMUX IC41 which voice is being addressed by an address counter in IC30.

MULTIPLY SOUND SYSTEM BLOCK DIAGRAM



マルチ音源

マルチアドレスカウンタ

多音源データをメモリしているROM (IC34, 35)からのデータ読み出し、D/A変換、S/Hおよびその他の回路は、IC30 RD63H14をマスターとして動作します。RD63H14はマルチ音源専用ICに開発されたカスタムLSIであって、内蔵のクロックおよびタイミング発生回路によりこれら外部回路を同期させるクロック信号を出力します。同期クロックのうちA、B、Cはボイス・チャンネルのセレクタコードを形成しますので特に重要です。IC30はROM (IC34, 35)内の各音源データのアドレスを次々と出力して行きますが、A、B、Cは今の音源アドレス(アドレス・カウンタのチャンネル番号)が出力されているかを、ROM以外のMUX IC40、DMUX IC41にも知らせます。(例SDの場合 A=1, B=0, C=0。次頁のタイミングチャート参照)

Now suppose that TR-707 is to run with BASS DRUM (180-1) being selected, the CPU IC5 puts XSTO (CH0) start and XSTA (XST0-XST7) enable low, resetting counter 0, presetting it to the starting address 0000H and allowing it to count the clock pulse. XCKO from pin 8 in discrete steps. The counter continues counting until it increments up to 1FFFH and tops there until the next trigger pulse is received. While counting, the contents (a group of 13 clock pulses) of the counter is transferred to address selector, where it is read every 40µs and is presented along ports ADDR0 through ADDR3—13 lower address bits.

PC MEMORY READING

IC24 and IC35, 32,768 word by 8 bit ROM, require 15 address bits to access their memory locations. Clocks A and B from IC30 serve as MSBs, while C indicates which one of two ROMs is to be selected—Chip Select.

On the contrary, LSB ADDR0 is selected when particular voice is selected; BD-1 and BD-2 share the same memory area with even addresses allocated to BD-1 and odd ones to BD-2 as shown in Table 1. With BD-1, data selector (IC33) blocks ADDR0 and passes "0" data from IC32 onto AD of ROM IC35. With BD-2, IC33 selects "1". With Low Tom, Mid Tom, Hi Tom or Hi Hat, ADDR0 is allowed to reach A0.


Each 8-bit memory location (PCM waveform data) in ROM is loaded into latch IC36 on the rising edge of CLK4. This 8-bit data is, if converted to analog equivalent by D/A converter IC37 as it is, not restored to its original amplitude. A certain technique is involved during PCM to improve S/N ratio, to have higher resolution, etc. A signal coming from Envelope Generator into (+) REF pin gives right tone contour to a continual PCM waveforms being decoded and converted to an analog sound.

今 BASS DRUM (BD-1)が選択された状態で、リズムが立ち上がり、IC30にXSTO (チャンネル0スタート)とXSTA (XST0-7)が加わり、カウンタCH0は0000Hにリセットされ、その後XCKOに追加されて来るクロックBをカウントして行きます。この13ビット・アドレスカウンタのカウント値は40µs毎にアドレス・セレクタによりADDR0-ADDR3端子から出力されて行きます。次にもう一度XSTOが加わらない場合、カウンタは最大値1FFFHに達するとストップしたままとなります。

サウンド・データの読み出し

256KビットROM IC34、IC35のメモリ・ロケーションにアクセスするには、15ビットのアドレスが必要で、残りのMSB2ビットはIC30のA、Bクロックが当てられます。クロックCは、どちらのROMにアクセスするかを指定するチップ・セレクタです。一方LSB ADDR0は、音源によってはROMアドレスとして使用されません。例えば、BD-1とBD-2は同じROMのメモリ・エリアを共有しており、BD-1には偶数のアドレスがBD-2には奇数アドレスが割り当てられています。(表1参照)。この為、BD-1の場合、ROMのA0は常に"0"がIC32、IC33を通じて加えられます(BD-2の場合は"1")。

ROMから読み出されたサウンド・データは、IC37 (ラター・ネックワーク内蔵)でアナログ電圧に変換され、リズム音源の一部(サブアップリケーション)を再現しますが、音源値は原音の値とは必ずしも一致しません。これはPCMの過程においてS/N比や分解能向上の処理が含まれている為です。再生音のエンベロープは、IC37の(+)REFに流れ込むENV GENからの信号によって左右されます。



ENVELOPE GENERATOR

Data coming to latch IC31 is a combination of LEVEL and DYNAMICS (ACCENT). The value of LEVEL is always constant, regardless of voice selected, while DYNAMICS varies with MIDI Velocity or ACCENT amount setting.

Although LEVEL/DYNAMICS is connected to all 8 ENV GENERATORS, it is allowed to enter only the transistor whose base-emitter junction, for example Q26, is being forward biased by a TRIG from latch IC27 or IC28 at XSTA rate. Q26 output is then connected by IC40 to (+) REF pin of IC37 every 40µs with its level decaying according to C53xR59 time constant as the successive BD-1 data are converted to analog voltages, giving a bass drum contour to the voice.

The DAC output is boosted at Q41 and Q42 conjunction and is channeled into the S/N which is designated by A B C code placed at IC41 select pins.

As can be seen from the timing chart, the limiting of envelope and D/A converting lag one slot behind the memory addressing. That is, BD-1 sound read from ROM with channel No. ABC-000 becomes an audible sound when channel No. is represented by ABC-100. This is because the data accessed on a positive going CLK4 with ABC-000 is latched into IC36 on the next CLK4 with ABC-100. Consequently, TRIG data to IC27 and 28, and LEVEL/DYNAMICS data to IC31 are made to delay one CLK4 cycle to keep pace with D/A conversion at IC37.

エンベロープ・ジェネレーター

XSTA (SXT0-7)は1C30のアドレス・スケラウンタに加えられ、同時に、ラッチIC27、28のCCKにも加えられ、BD-1が選択されている時は、ENV GENのQ26がTRIGパルスによって導通し、LEVELとDYNAMICS (ACCENT)の組合せられた電圧がC53に充電されます。なお、LEVELの値はどの音源の場合でも常に一定です。また、LEVEL/DYNAMICS CVは8本全てのトランジスタに印刷されますが、TRIGパルスが現在加わっているトランジスタにのみ流入します。Q26の出力はIC39dを導き、IC40により時間分遅でD/AコンバータのREF端子へ送られて行きますが、瞬時はC53xR96の時定数に応じて減衰して行きます。

特定数はBDのサウンド・データ全部がROMから読み出される時間より長くかかる感に設定されています。例としてIC30のアドレス・カウンタのチャンネル番号とIC40/41のチャンネル番号が異なっています。これはROMのカウント・データが、アドレスされた時よりCLK4の1サイクル分遅れてIC36にラッチされ、D/A変換される為です。したがってTRIGおよびLEVEL/DYNAMICSデータもその分遅れて出力されます。

TR-727 Sound Data ROM

IC No.	ROM	CE	CS	VOICE	MEMORY
IC24	28A1324K27 (1317944)	N	N	VOICE	2K ADRES 4K BYTES
IC35	28A1324K27 (1317944)	N	N	BASS DRUM 1	2K ADRES 4K BYTES
				BASS DRUM 2	2K ADRES 4K BYTES
				SHAKE DRUM 1	2K ADRES 4K BYTES
				SHAKE DRUM 2	2K ADRES 4K BYTES
				LOW TOM	2K ADRES 4K BYTES
IC36	28A1324K27 (1317944)	N	N	HI TOM	2K ADRES 4K BYTES
				CRASH	2K ADRES 4K BYTES
				SN DRUM	2K ADRES 4K BYTES
				SN DRUM	2K ADRES 4K BYTES
				SN DRUM	2K ADRES 4K BYTES

Table 1

TR-707 Sound Data ROM

IC No.	ROM	CE	CS	VOICE	MEMORY
IC24	28A1324K27 (1317944)	N	N	VOICE	2K ADRES 4K BYTES
IC35	28A1324K27 (1317944)	N	N	BASS DRUM 1	2K ADRES 4K BYTES
				BASS DRUM 2	2K ADRES 4K BYTES
				SHAKE DRUM 1	2K ADRES 4K BYTES
				SHAKE DRUM 2	2K ADRES 4K BYTES
				LOW TOM	2K ADRES 4K BYTES
IC36	28A1324K27 (1317944)	N	N	HI TOM	2K ADRES 4K BYTES
				CRASH	2K ADRES 4K BYTES
				SN DRUM	2K ADRES 4K BYTES
				SN DRUM	2K ADRES 4K BYTES
				SN DRUM	2K ADRES 4K BYTES

HI HAT

Output from Q35 has no distinction between closed hi hat and open hi hat and is given a particular waveshape (decay) at VCA Q22 and IC42 as OPEN/CLOSED select signal is applied on the base of Q21.

SINGLE SOUND PROCESSING

Each of CYMBAL voices (RIDE and CRASH) has dedicated sound ROM, address counter, D/A converter and envelope generator. The difference from Multiplex processing in circuit configuration is that envelope control is accomplished after the wave data becomes analog form. LEVEL/DYNAMICS (ACCENT CV) routed to Q18 emitter (CRASH) is charged into envelope capacitor C50 on a TRIG, giving a contour to CRASH sound passing through Q14.

TR-707 Sound ROM

IC NO.	ROM	CE	CS	VOICE	MEMORY
IC19	HN61256PC73 (15179663)	H	L	CRASH CYMBAL	32k byte
IC22	HN61256PC74 (15179664)	H	L	RIDE CYMBAL	32k byte

Hi Hat に対しては、もう一度エンベロープ回路(VCA-IC42a, Q32)が追加されており、クローズかオープンかによりディケイタイムを切替えています。

シングル音源

RIDE CYMBAL および CRASH CYMBAL は、それぞれ専用のアドレス・カウンタ、ROM および D/A コンバータを持っていますが動作原理はマルチ音源の場合と変わりません。ただし、エンベロープが D/A 変換後 VCA に加えられる点の違いがあります。

TR-727 Sound ROM

IC NO.	ROM	CE	CS	VOICE	MEMORY
IC19	HN61256PC81 (15179696)	H	L	QUITJADA	32k byte
IC22	HN61256PC82 (15179697)	H	L	STAR CHIME	32k byte

Table 2 表2

TESTING AND ADJUSTING

The built-in test program executes the following test and adjusting routines while in Test Mode.

RUNNING TEST PROGRAM

While holding down CLEAR and INSTRUMENT, switch the power ON. The unit is now in the test mode and the test program initiates test routines with TEST 1.

TEST 1. LED SEQUENTIAL LIGHTING

Upon entering test mode the program lights up LEDs, starting with MAIN KEY 1 through SCALE INDICATOR, PATTERN GROUP and CARTRIDGE (red and green alternately) and repeats.

Leave the LEDs lighting and go to TEST 2.

TEST 2. ALL LEDs AND LCD DOTS LIGHTING

Press ENTER and verify lighting of all LEDs and LCD dots.

Leave them lit and go to TEST 3.

TEST 3. SWITCHES AND ACCENT AMOUNT READING

Press ENTER. All LCD display will be cleared OFF. Referring to the illustration below, push numbered buttons 1-32 one by one and check for the lighting of corresponding dot on either Bass Drum (BonGo) or Snare Drum (Hi Conga) row on the display window.

Slide up or down ACCENT and verify that TEMPO MEASURE window reads 1 and 16 at the extremities of travel.

テストおよび調整

TR-707, TR-727 には回路機能チェックおよび調整用のプログラムが内蔵されています。このプログラムを走らせるにはテストモードに入る必要があります。

テストモード

CLEAR と INSTRUMENT ボタンを同時に押しながら電源をオンするとテストモードとなり、テスト 1 が自動的に実行されます。

テスト 1 LED 順次点灯

テストモードに入ると、メインキーの 1 から順次 LED が点灯して行きます。CARTRIDGE の LED は赤と緑が交互に点灯します。

LED の点灯はくり返されますが、そのままの状態ですト 2 へ進んで下さい。

テスト 2 LED および LCD 全点灯

ENTER を押します。全ての LED および LCD 上の全ドットが点灯する筈です。

そのままの状態ですト 3 へ進んで下さい。

テスト 3 スイッチおよびアクセントレベル読込み

ENTER を押すと LCD のドットが消えます。パネル上のスイッチを押すと、右図に示す様に、対応した番号のドットが LCD の上に表示されます。

If not verified, go to ACCENT AMOUNT ADJUSTMENT below without exiting the test mode.

When all tests are satisfactory, turned the power off and on again to return to the normal operation mode (if necessary).

ACCENT AMOUNT ADJUSTMENT

This test must be carried out in the test mode and follow the tests above.

1. Set ACCENT at MIN and adjust TM2 of VOICING board for a transition point of "1" to/from "2" of TEMPO MEASURE display reading.
2. Set ACCENT at MAX and adjust TM3 for a transition point of "15" to/from "16" of TEMPO MEASURE display reading.

The unit will remain in the test mode until the power is turned OFF.

TEMPO CLOCK RATE ADJUSTMENT

This adjustment must be done in the normal operation mode.

1. Set TEMPO at FAST and adjust TM1 of VOICING board for 250 reading on TEMPO MEASURE window.

次に、アクセント (AC) つまみを上下させると LCD の TEMPO/MEASURE 部に数字が表示されます。MIN の位置で "1"、MAX で "16" とならない場合は、次のアクセントレベル調整へ進んで下さい。

調整が不要で、通常モードに戻るには一旦電源をオフして下さい。

アクセントレベル調整


本調整はテストモードで行ないます。上記のテストの後で行なって下さい。

1. アクセント (AC) を MIN にセットし、TM2 (ボイシング基板) で TEMPO/MEASURE の表示が "1" か "2" になる臨界点に調整します。
2. AC を MAX にセットし、TM3 で表示が "15" か "16" になる臨界点に調整します。

テンポ調整

本調整は通常モードで行ないます。テストモードになっている場合は、一度電源をオフして下さい。


TEMPO を FAST にセットし、TM1 (ボイシング基板) で TEMPO/MEASURE の表示が 250 になる様調整します。



2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

TR-707/TR-727 GENERAL CIRCUIT DIAGRAM

VOICING BOARD (Detail on page 10)



VOLUME BOARD

TR-707 7313605000 (pcb 2291098002)

TR-727 7313805000 (pcb 2292019000)


View from foil side

BELOW PCB LAYOUT For TR-707

TR-727's: identical to TR-707's except for those represented in red in the circuit diagram left.

下の基板図はTR-707用です。


TR-727の場合は回路図の赤線表示に従って相違点を確認して下さい。



SWITCH BOARD

7313606000 (pcb 2291097903)

View from foil side



LCD BOARD




7313607000
(pcb 2291098203)


View from foil side


UT For TR-707

R-707's except for those represented in red
diagram left

請表示に従って相違点を確認して下さい。







VOICING BOARD

TR-707 7313604000 (pcb 2291098102)


TR-727 7313804000 (pcb 2292018900)

BELOW PCB LAYOUT For TR-707

TR-727's identical to TR-707's, except for those represented in red in the circuit diagram left.

下の電路図はTR-707用です。

TR-727の場合は同様の赤線表示に基って個連点を調整して下さい。



View from foil side

IC DATA

CPU HD6303X
Pin Configuration (Top View)

PIN NO.	PORT NAME	DESCRIPTION
1-4	NC	Unused, pulled up +5V
5	P20	Unused, open
6	P21	output, TEMPO CLOCK (DIN)
7	P22	input, internal TEMPO LEVEL input trigger for internal ADC
8	P23	input, MIDI IN
9	P24	output, MIDI OUT
10	P25	output, TARE SYNC
11	P26	output, COUNT START (DIN)
12	P27	input, COUNT/STOP (DIN)
13	NC	Unused, open
14	P30	IRQ1 unused, pulled down
15	IRQ2	input, ACCEPT LEVEL
16	P33	input, internal TEMPO CLOCK
17	P34	RAM cartridge control
18	P35	input, COUNT START (DIN IN)
19	P36	input, COUNT/STOP (DIN IN)
20	NC	Unused, open
21	P37	input, START/STOP from remote control
22-24	NC	Unused, open
25-28	P60-P63	output, scanning signal to LED and KEY
29	P64	output, internal TEMPO CLOCK
30	P65	output, internal TEMPO CLOCK
31	P66	output, TAPE SYNC TEMPO CLOCK
32	P67	output, Trigger (RIM SHOT:TR=707)(BI LOGO:TR=727)
33	Vcc	input, +5V power supply
34-40	NC	Unused, open
41-42	A0-A1	output, address A0-A1
43	A8	output, address A8
44	Vss	output, address A7---A0
45-52	A2-A9	output, address A2-A9
53-54	D0-D1	data bus D0-D1
55-58	D2-D3	data bus D2-D3
60-61	NC	Unused, open
62	D2	data bus D2
63	D3	data bus D3
64-65	D0-D1	data bus D0-D1
66	BA	output, unused
67	LIR	output, unused
68	NC	Unused, open
69	M74	output, unused
70	M74	output, unused
71	RD	output, system clock IIR#
72	E	output, unused
73	Vss	output, unused
74	EXTAL	external, crystal or external system clock in
75	NC	Unused, open
76	NC	Unused, open
77	MFO	input, MCU mode setting pulled up +5V
78	MEL	input, MCU mode setting pulled down CHD
79	NC	Unused, open
80	STBY	input, MCU reset (active low) unused, pulled up +5V (active low)

GATE ARRAY RD63H114
Pin Configuration (Top View)

PIN	NAME	DIR	NAME	PIN	NAME	DIR	NAME	PIN
1	INH0	23	CS16	45	XST5			18
2	ADRC	24	GATE7	46	XST6			19
3	A	25	GATE6	47	XST7			20
4	D	26	VDD	48	TS11			21
5	B	27	GATE5	49	TS12			22
6	ADP7	28	GATE4	50	XST4			23
7	C	29	GATE3	51	MSEL			24
8	ADRB	30	GATE2	52	CLK1			25
9	D	31	GATE1	53	CLK2			26
10	VSS	32	GATE0	54	CLK3			27
11	ADRO	33	YES	55	CLK4			28
12	ADRR	34	DSC	56	YES0			29
13	ADRB	35	SC00	57	YES1			30
14	ADRA	36	SC01	58	VDD			31
15	ADRO	37	CLK0	59	YES2			32
16	ADRA	38	TS10	60	YES3			33
17	ADRE	39	TS11	61	YES4			34
18	ADRI	40	TS12	62	YES5			35
19	ADDO	41	TS13	63	YES6			36
20	CS10	42	VSS	64	YES7			37
21	CS12	43	ADUT					38
22	CS14	44	TS14					39

Multiple Address Counters

DESIGNATION	PIN	DESCRIPTION	IO
CS1	0-20	counter 0	0
	21	counter 1	0
	22	counter 2	0
	23	counter 3	0
	24	counter 4	0
	25	counter 5	0
	26	counter 6	0
	27	counter 7	0
	28	counter 8	0
	29	counter 9	0
	30	counter 10	0
	31	counter 11	0
	32	counter 12	0
	33	counter 13	0
	34	counter 14	0
	35	counter 15	0
	36	counter 16	0
	37	counter 17	0
	38	counter 18	0
	39	counter 19	0
	40	counter 20	0
	41	counter 21	0
	42	counter 22	0
	43	counter 23	0
	44	counter 24	0
	45	counter 25	0
	46	counter 26	0
	47	counter 27	0
	48	counter 28	0
	49	counter 29	0
	50	counter 30	0
	51	counter 31	0
	52	counter 32	0
	53	counter 33	0
	54	counter 34	0
	55	counter 35	0
	56	counter 36	0
	57	counter 37	0
	58	counter 38	0
	59	counter 39	0
	60	counter 40	0
	61	counter 41	0
	62	counter 42	0
	63	counter 43	0
	64	counter 44	0
	65	counter 45	0
	66	counter 46	0
	67	counter 47	0
	68	counter 48	0
	69	counter 49	0
	70	counter 50	0
	71	counter 51	0
	72	counter 52	0
	73	counter 53	0
	74	counter 54	0

μPC624C
Pin Configuration (Top View)

Block Diagram

